

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

●V109681414

FFICE COMMITTED

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Application Serial No. Filing Date Inventorship Applicant. Group Art Unit Examiner Attorney's Docket No. Title: Method And Apparatus For Reducing Worst Case Power	09/924,856 August 7, 2001 Hampel et al. Rambus Inc. 2818 Trong Q. Phan	2/8/62
Examiner	Trong Q. Phan	123 Ch
Attorney's Docket No.	RB1-037USĆি[ം	
Title: Method And Apparatus For Reducing Worst Case Power	•	Chy 103

RESPONSE TO OFFICE ACTION DATED (MAILED) 10/29/2002

To: Commissioner of Patents and Trademarks

Washington, D.C. 20231

From: Emmanuel A. Rivera (Tel. 509-324-9256; Fax 509-323-8979)

Lee & Hayes, PLLC

421 W. Riverside Avenue, Suite 500

Spokane, WA 99201

20150

29100

AMENDMENTS

In The Specification

Please replace the fourth paragraph (beginning at line 15) of page 23 with the following:

For one embodiment, address bit A_0 is also used to generate the ALT signal on line 855 and 1118 that is applied as an input to XOR gates 810, 812, 1108, and 1110. For one embodiment, the address rate on lines 853 and 1118 is the same rate as the data rate on lines 818. The address bit A_0 toggles at the maximum rate of the addresses and thus functions also as the ALT signal for the reformatting circuitry.

D

23

24

25